summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorjsg <jsg@openbsd.org>2009-01-11 07:12:07 +0000
committerjsg <jsg@openbsd.org>2009-01-11 07:12:07 +0000
commitc894b78e54919c337efade09c7be28d2ceb44389 (patch)
tree643bf0d12033a534b36bc1cbef0c9e9042c9d015
parentOnly v1000 of the Belkin F5D5005 are sk cards, later revisions (diff)
downloadwireguard-openbsd-c894b78e54919c337efade09c7be28d2ceb44389.tar.xz
wireguard-openbsd-c894b78e54919c337efade09c7be28d2ceb44389.zip
Add additional values for the Atom FSB_FREQ bus clock MSR now
Intel actually document it publically.
-rw-r--r--sys/arch/i386/i386/machdep.c8
1 files changed, 7 insertions, 1 deletions
diff --git a/sys/arch/i386/i386/machdep.c b/sys/arch/i386/i386/machdep.c
index 0f32126e5f8..d81f5b4501c 100644
--- a/sys/arch/i386/i386/machdep.c
+++ b/sys/arch/i386/i386/machdep.c
@@ -1,4 +1,4 @@
-/* $OpenBSD: machdep.c,v 1.442 2008/12/18 14:17:28 kurt Exp $ */
+/* $OpenBSD: machdep.c,v 1.443 2009/01/11 07:12:07 jsg Exp $ */
/* $NetBSD: machdep.c,v 1.214 1996/11/10 03:16:17 thorpej Exp $ */
/*-
@@ -2023,9 +2023,15 @@ p3_get_bus_clock(struct cpu_info *ci)
msr = rdmsr(MSR_FSB_FREQ);
bus = (msr >> 0) & 0x7;
switch (bus) {
+ case 5:
+ bus_clock = BUS100;
+ break;
case 1:
bus_clock = BUS133;
break;
+ case 3:
+ bus_clock = BUS166;
+ break;
default:
printf("%s: unknown Atom FSB_FREQ value %d",
ci->ci_dev.dv_xname, bus);