diff options
| author | 2017-01-24 08:32:59 +0000 | |
|---|---|---|
| committer | 2017-01-24 08:32:59 +0000 | |
| commit | 53d771aafdbe5b919f264f53cba3788e2c4cffd2 (patch) | |
| tree | 7eca39498be0ff1e3a6daf583cd9ca5886bb2636 /gnu/llvm/lib/Target/WebAssembly/WebAssemblyReplacePhysRegs.cpp | |
| parent | In preparation of compiling our kernels with -ffreestanding, explicitly map (diff) | |
| download | wireguard-openbsd-53d771aafdbe5b919f264f53cba3788e2c4cffd2.tar.xz wireguard-openbsd-53d771aafdbe5b919f264f53cba3788e2c4cffd2.zip | |
Import LLVM 4.0.0 rc1 including clang and lld to help the current
development effort on OpenBSD/arm64.
Diffstat (limited to 'gnu/llvm/lib/Target/WebAssembly/WebAssemblyReplacePhysRegs.cpp')
| -rw-r--r-- | gnu/llvm/lib/Target/WebAssembly/WebAssemblyReplacePhysRegs.cpp | 6 |
1 files changed, 4 insertions, 2 deletions
diff --git a/gnu/llvm/lib/Target/WebAssembly/WebAssemblyReplacePhysRegs.cpp b/gnu/llvm/lib/Target/WebAssembly/WebAssemblyReplacePhysRegs.cpp index 11bda47eac5..9e944df637d 100644 --- a/gnu/llvm/lib/Target/WebAssembly/WebAssemblyReplacePhysRegs.cpp +++ b/gnu/llvm/lib/Target/WebAssembly/WebAssemblyReplacePhysRegs.cpp @@ -39,7 +39,7 @@ public: WebAssemblyReplacePhysRegs() : MachineFunctionPass(ID) {} private: - const char *getPassName() const override { + StringRef getPassName() const override { return "WebAssembly Replace Physical Registers"; } @@ -76,7 +76,7 @@ bool WebAssemblyReplacePhysRegs::runOnMachineFunction(MachineFunction &MF) { for (unsigned PReg = WebAssembly::NoRegister + 1; PReg < WebAssembly::NUM_TARGET_REGS; ++PReg) { // Skip fake registers that are never used explicitly. - if (PReg == WebAssembly::EXPR_STACK || PReg == WebAssembly::ARGUMENTS) + if (PReg == WebAssembly::VALUE_STACK || PReg == WebAssembly::ARGUMENTS) continue; // Replace explicit uses of the physical register with a virtual register. @@ -88,6 +88,8 @@ bool WebAssemblyReplacePhysRegs::runOnMachineFunction(MachineFunction &MF) { if (VReg == WebAssembly::NoRegister) VReg = MRI.createVirtualRegister(RC); MO.setReg(VReg); + if (MO.getParent()->isDebugValue()) + MO.setIsDebug(); Changed = true; } } |
