summaryrefslogtreecommitdiffstats
path: root/gnu/llvm/lib/CodeGen/GlobalISel/Legalizer.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'gnu/llvm/lib/CodeGen/GlobalISel/Legalizer.cpp')
-rw-r--r--gnu/llvm/lib/CodeGen/GlobalISel/Legalizer.cpp254
1 files changed, 0 insertions, 254 deletions
diff --git a/gnu/llvm/lib/CodeGen/GlobalISel/Legalizer.cpp b/gnu/llvm/lib/CodeGen/GlobalISel/Legalizer.cpp
deleted file mode 100644
index 84131e59948..00000000000
--- a/gnu/llvm/lib/CodeGen/GlobalISel/Legalizer.cpp
+++ /dev/null
@@ -1,254 +0,0 @@
-//===-- llvm/CodeGen/GlobalISel/Legalizer.cpp -----------------------------===//
-//
-// The LLVM Compiler Infrastructure
-//
-// This file is distributed under the University of Illinois Open Source
-// License. See LICENSE.TXT for details.
-//
-//===----------------------------------------------------------------------===//
-//
-/// \file This file implements the LegalizerHelper class to legalize individual
-/// instructions and the LegalizePass wrapper pass for the primary
-/// legalization.
-//
-//===----------------------------------------------------------------------===//
-
-#include "llvm/CodeGen/GlobalISel/Legalizer.h"
-#include "llvm/ADT/PostOrderIterator.h"
-#include "llvm/ADT/SetVector.h"
-#include "llvm/CodeGen/GlobalISel/CSEInfo.h"
-#include "llvm/CodeGen/GlobalISel/CSEMIRBuilder.h"
-#include "llvm/CodeGen/GlobalISel/GISelChangeObserver.h"
-#include "llvm/CodeGen/GlobalISel/GISelWorkList.h"
-#include "llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h"
-#include "llvm/CodeGen/GlobalISel/LegalizerHelper.h"
-#include "llvm/CodeGen/GlobalISel/Utils.h"
-#include "llvm/CodeGen/MachineOptimizationRemarkEmitter.h"
-#include "llvm/CodeGen/MachineRegisterInfo.h"
-#include "llvm/CodeGen/TargetPassConfig.h"
-#include "llvm/CodeGen/TargetSubtargetInfo.h"
-#include "llvm/Support/Debug.h"
-
-#include <iterator>
-
-#define DEBUG_TYPE "legalizer"
-
-using namespace llvm;
-
-static cl::opt<bool>
- EnableCSEInLegalizer("enable-cse-in-legalizer",
- cl::desc("Should enable CSE in Legalizer"),
- cl::Optional, cl::init(false));
-
-char Legalizer::ID = 0;
-INITIALIZE_PASS_BEGIN(Legalizer, DEBUG_TYPE,
- "Legalize the Machine IR a function's Machine IR", false,
- false)
-INITIALIZE_PASS_DEPENDENCY(TargetPassConfig)
-INITIALIZE_PASS_DEPENDENCY(GISelCSEAnalysisWrapperPass)
-INITIALIZE_PASS_END(Legalizer, DEBUG_TYPE,
- "Legalize the Machine IR a function's Machine IR", false,
- false)
-
-Legalizer::Legalizer() : MachineFunctionPass(ID) {
- initializeLegalizerPass(*PassRegistry::getPassRegistry());
-}
-
-void Legalizer::getAnalysisUsage(AnalysisUsage &AU) const {
- AU.addRequired<TargetPassConfig>();
- AU.addRequired<GISelCSEAnalysisWrapperPass>();
- AU.addPreserved<GISelCSEAnalysisWrapperPass>();
- getSelectionDAGFallbackAnalysisUsage(AU);
- MachineFunctionPass::getAnalysisUsage(AU);
-}
-
-void Legalizer::init(MachineFunction &MF) {
-}
-
-static bool isArtifact(const MachineInstr &MI) {
- switch (MI.getOpcode()) {
- default:
- return false;
- case TargetOpcode::G_TRUNC:
- case TargetOpcode::G_ZEXT:
- case TargetOpcode::G_ANYEXT:
- case TargetOpcode::G_SEXT:
- case TargetOpcode::G_MERGE_VALUES:
- case TargetOpcode::G_UNMERGE_VALUES:
- case TargetOpcode::G_CONCAT_VECTORS:
- case TargetOpcode::G_BUILD_VECTOR:
- return true;
- }
-}
-using InstListTy = GISelWorkList<256>;
-using ArtifactListTy = GISelWorkList<128>;
-
-namespace {
-class LegalizerWorkListManager : public GISelChangeObserver {
- InstListTy &InstList;
- ArtifactListTy &ArtifactList;
-
-public:
- LegalizerWorkListManager(InstListTy &Insts, ArtifactListTy &Arts)
- : InstList(Insts), ArtifactList(Arts) {}
-
- void createdInstr(MachineInstr &MI) override {
- // Only legalize pre-isel generic instructions.
- // Legalization process could generate Target specific pseudo
- // instructions with generic types. Don't record them
- if (isPreISelGenericOpcode(MI.getOpcode())) {
- if (isArtifact(MI))
- ArtifactList.insert(&MI);
- else
- InstList.insert(&MI);
- }
- LLVM_DEBUG(dbgs() << ".. .. New MI: " << MI);
- }
-
- void erasingInstr(MachineInstr &MI) override {
- LLVM_DEBUG(dbgs() << ".. .. Erasing: " << MI);
- InstList.remove(&MI);
- ArtifactList.remove(&MI);
- }
-
- void changingInstr(MachineInstr &MI) override {
- LLVM_DEBUG(dbgs() << ".. .. Changing MI: " << MI);
- }
-
- void changedInstr(MachineInstr &MI) override {
- // When insts change, we want to revisit them to legalize them again.
- // We'll consider them the same as created.
- LLVM_DEBUG(dbgs() << ".. .. Changed MI: " << MI);
- createdInstr(MI);
- }
-};
-} // namespace
-
-bool Legalizer::runOnMachineFunction(MachineFunction &MF) {
- // If the ISel pipeline failed, do not bother running that pass.
- if (MF.getProperties().hasProperty(
- MachineFunctionProperties::Property::FailedISel))
- return false;
- LLVM_DEBUG(dbgs() << "Legalize Machine IR for: " << MF.getName() << '\n');
- init(MF);
- const TargetPassConfig &TPC = getAnalysis<TargetPassConfig>();
- GISelCSEAnalysisWrapper &Wrapper =
- getAnalysis<GISelCSEAnalysisWrapperPass>().getCSEWrapper();
- MachineOptimizationRemarkEmitter MORE(MF, /*MBFI=*/nullptr);
-
- const size_t NumBlocks = MF.size();
- MachineRegisterInfo &MRI = MF.getRegInfo();
-
- // Populate Insts
- InstListTy InstList;
- ArtifactListTy ArtifactList;
- ReversePostOrderTraversal<MachineFunction *> RPOT(&MF);
- // Perform legalization bottom up so we can DCE as we legalize.
- // Traverse BB in RPOT and within each basic block, add insts top down,
- // so when we pop_back_val in the legalization process, we traverse bottom-up.
- for (auto *MBB : RPOT) {
- if (MBB->empty())
- continue;
- for (MachineInstr &MI : *MBB) {
- // Only legalize pre-isel generic instructions: others don't have types
- // and are assumed to be legal.
- if (!isPreISelGenericOpcode(MI.getOpcode()))
- continue;
- if (isArtifact(MI))
- ArtifactList.insert(&MI);
- else
- InstList.insert(&MI);
- }
- }
- std::unique_ptr<MachineIRBuilder> MIRBuilder;
- GISelCSEInfo *CSEInfo = nullptr;
- bool IsO0 = TPC.getOptLevel() == CodeGenOpt::Level::None;
- // Disable CSE for O0.
- bool EnableCSE = !IsO0 && EnableCSEInLegalizer;
- if (EnableCSE) {
- MIRBuilder = make_unique<CSEMIRBuilder>();
- std::unique_ptr<CSEConfig> Config = make_unique<CSEConfig>();
- CSEInfo = &Wrapper.get(std::move(Config));
- MIRBuilder->setCSEInfo(CSEInfo);
- } else
- MIRBuilder = make_unique<MachineIRBuilder>();
- // This observer keeps the worklist updated.
- LegalizerWorkListManager WorkListObserver(InstList, ArtifactList);
- // We want both WorkListObserver as well as CSEInfo to observe all changes.
- // Use the wrapper observer.
- GISelObserverWrapper WrapperObserver(&WorkListObserver);
- if (EnableCSE && CSEInfo)
- WrapperObserver.addObserver(CSEInfo);
- // Now install the observer as the delegate to MF.
- // This will keep all the observers notified about new insertions/deletions.
- RAIIDelegateInstaller DelInstall(MF, &WrapperObserver);
- LegalizerHelper Helper(MF, WrapperObserver, *MIRBuilder.get());
- const LegalizerInfo &LInfo(Helper.getLegalizerInfo());
- LegalizationArtifactCombiner ArtCombiner(*MIRBuilder.get(), MF.getRegInfo(),
- LInfo);
- auto RemoveDeadInstFromLists = [&WrapperObserver](MachineInstr *DeadMI) {
- WrapperObserver.erasingInstr(*DeadMI);
- };
- bool Changed = false;
- do {
- while (!InstList.empty()) {
- MachineInstr &MI = *InstList.pop_back_val();
- assert(isPreISelGenericOpcode(MI.getOpcode()) && "Expecting generic opcode");
- if (isTriviallyDead(MI, MRI)) {
- LLVM_DEBUG(dbgs() << MI << "Is dead; erasing.\n");
- MI.eraseFromParentAndMarkDBGValuesForRemoval();
- continue;
- }
-
- // Do the legalization for this instruction.
- auto Res = Helper.legalizeInstrStep(MI);
- // Error out if we couldn't legalize this instruction. We may want to
- // fall back to DAG ISel instead in the future.
- if (Res == LegalizerHelper::UnableToLegalize) {
- Helper.MIRBuilder.stopObservingChanges();
- reportGISelFailure(MF, TPC, MORE, "gisel-legalize",
- "unable to legalize instruction", MI);
- return false;
- }
- Changed |= Res == LegalizerHelper::Legalized;
- }
- while (!ArtifactList.empty()) {
- MachineInstr &MI = *ArtifactList.pop_back_val();
- assert(isPreISelGenericOpcode(MI.getOpcode()) && "Expecting generic opcode");
- if (isTriviallyDead(MI, MRI)) {
- LLVM_DEBUG(dbgs() << MI << "Is dead\n");
- RemoveDeadInstFromLists(&MI);
- MI.eraseFromParentAndMarkDBGValuesForRemoval();
- continue;
- }
- SmallVector<MachineInstr *, 4> DeadInstructions;
- if (ArtCombiner.tryCombineInstruction(MI, DeadInstructions)) {
- for (auto *DeadMI : DeadInstructions) {
- LLVM_DEBUG(dbgs() << *DeadMI << "Is dead\n");
- RemoveDeadInstFromLists(DeadMI);
- DeadMI->eraseFromParentAndMarkDBGValuesForRemoval();
- }
- Changed = true;
- continue;
- }
- // If this was not an artifact (that could be combined away), this might
- // need special handling. Add it to InstList, so when it's processed
- // there, it has to be legal or specially handled.
- else
- InstList.insert(&MI);
- }
- } while (!InstList.empty());
-
- // For now don't support if new blocks are inserted - we would need to fix the
- // outerloop for that.
- if (MF.size() != NumBlocks) {
- MachineOptimizationRemarkMissed R("gisel-legalize", "GISelFailure",
- MF.getFunction().getSubprogram(),
- /*MBB=*/nullptr);
- R << "inserting blocks is not supported yet";
- reportGISelFailure(MF, TPC, MORE, R);
- return false;
- }
-
- return Changed;
-}
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.