summaryrefslogtreecommitdiffstats
path: root/lib/libc/arch (follow)
Commit message (Expand)AuthorAgeFilesLines
* Adding a hard-trap instruction after the __threxit syscall instructionkurt2021-02-031-2/+1
* Geode CPU does not support SSE, so MXCSR does not exists there. Asbluhm2020-12-133-9/+3
* On i386 setjmp(3) should store the FPU state and longjmp(3) restorebluhm2020-12-063-3/+15
* Introduce constants to access the setjmp(3) jmp_buf fields frombluhm2020-12-063-76/+79
* Add retguard to macppc kernel locore.S, ofwreal.S, setjmp.Sgkoehler2020-11-287-24/+24
* Actually m88k assembler can not handle 'nop' mnemonic, use a macro instead.aoyama2020-11-071-2/+4
* Retguard asm macros for powerpc libc, ld.sogkoehler2020-10-269-64/+87
* Save and restore the MXCSR register and the FPU control word such thatkettenis2020-10-213-3/+15
* Use a trap instruction that unconditionally terminates the process.visa2020-10-201-2/+2
* Retguard sigsetjmp on powerpc64.mortimer2020-10-191-5/+10
* replace ad-hoc illegal instruction with the architecturally defined onenaddy2020-10-192-4/+4
* add retguard prologue/epiloguederaadt2020-10-191-2/+4
* Save and restore the FPCR register such that floating-point control modeskettenis2020-10-192-6/+14
* Add powerpc64 retguard macros for setjmp / longjmp.mortimer2020-10-181-5/+10
* SYS___threxit cannot fail, but this integration looks like a gadget.deraadt2020-10-1811-11/+24
* Adapt SYS.h to use retguard macros from asm.h, so that generated systemderaadt2020-10-168-46/+77
* Mark top-level frame for new thread in both CFI and with zeroguenther2020-10-012-2/+16
* amd64: TSC timecounter: prefix RDTSC with LFENCEcheloha2020-08-231-4/+4
* Fix two cases where we shpould compare/store 64-bit values instead ofkettenis2020-07-271-3/+3
* Fix powerpc64's sbrk()gkoehler2020-07-271-3/+5
* Userland timecounter implementation for octeonvisa2020-07-181-3/+30
* Userland timecounter for macppcgkoehler2020-07-171-2/+22
* Userland timecounter implementation for arm64.kettenis2020-07-151-3/+29
* Fix TIB/TCB on powerpc64. Some bright sould decided that the TCB shouldkettenis2020-07-141-3/+3
* Add usertc.c.kettenis2020-07-111-0/+1
* Add missing usertc.c file.kettenis2020-07-111-0/+21
* Userland timecounter implementation for sparc64.kettenis2020-07-082-4/+41
* Clean up the amd64 userland timecounter implementation a bit:kettenis2020-07-081-10/+10
* Add support for timeconting in userland.pirofti2020-07-0622-21/+273
* Use a relative branch to jump from setjmp(3) into _setjmp(4).kettenis2020-07-021-5/+4
* Add missing comparison instruction. Load %r12 with the indirect branchkettenis2020-06-301-1/+3
* Use C versions of bcopy(3) and memmove(3) for now as the assembly versionkettenis2020-06-291-2/+2
* Use std instead of stw to store CR since we use std in sigsetjmp(3) andkettenis2020-06-281-2/+2
* The 2nd and 3rd argument are pointers, so use the appropriate doublewordkettenis2020-06-281-5/+5
* Add missing label.kettenis2020-06-271-2/+2
* Provide an optimized implementation of ffs(3) in libc onnaddy2020-06-266-6/+55
* Fix TCB_OFFSET_ERRNO. Adjust comments to reflect that powerpc64 uses %r13kettenis2020-06-261-4/+4
* Avoid "bare" register numbers.kettenis2020-06-264-26/+26
* PowerPC64 libc powerpc sys filesdrahn2020-06-258-0/+368
* PowerPC64 libc string/net filesdrahn2020-06-252-0/+178
* *** empty log message ***drahn2020-06-251-0/+1
* PowerPC64 libc/arch/powerpc/gdtoa filesdrahn2020-06-253-0/+20
* Committed wrong version of file, atomic_lock is 32 bit.drahn2020-06-251-6/+6
* PowerPC64 libc gen filesdrahn2020-06-2514-0/+812
* PowerPC64 libc (libc powerpc top)drahn2020-06-254-0/+176
* Anthony Steinhauser reports that 32-bit arm cpus have the same speculationderaadt2020-03-131-3/+3
* Anthony Steinhauser reports that 32-bit arm cpus have the same speculationderaadt2020-03-111-3/+5
* Now that the kernel skips the two instructions immediately followingkettenis2020-02-181-3/+3
* Insert two nop instructions after each svc #0 instruction in userland.kettenis2020-01-261-2/+4
* Mark as 'protected' all the routines from the quad/ and softfloat/ subdirs,guenther2019-11-101-1/+4