summaryrefslogtreecommitdiffstats
path: root/sys/arch/powerpc/include/intr.h (follow)
Commit message (Expand)AuthorAgeFilesLines
* Remove unused spllock().visa2018-08-201-2/+1
* Include <sys/mutex.h> rather than <machine/mutex.h>mpi2018-01-221-2/+2
* Define and use IPL_MPFLOOR in our common mutex implementation.mpi2018-01-131-1/+2
* Remove leftovers of a past softintr mechanism.visa2017-07-251-5/+1
* intr_barrier(9) for macppc and socppc.kettenis2015-09-131-2/+3
* IPL_MPSAFE bits for macppc with openpic(4).mpi2015-06-241-9/+8
* Implement splassert(9) for powerpc.mpi2015-01-041-3/+20
* Add a dummy IPL_MPSAFE definition.kettenis2013-05-171-1/+3
* For interrupts that get established before we attach the interrupt controller,kettenis2012-08-211-1/+2
* Return of the long missing powerpc interrupt rewrite. Was working fordrahn2011-08-291-56/+73
* rename imask[] to cpu_imask[] to because imask is too loud as far asderaadt2011-01-081-8/+8
* Convert netisr to a normal soft interrupt instead of hanving MD codeclaudio2010-12-211-6/+1
* Make sure IPL_SCHED is always defined by MD headers, instead of having a MImiod2010-04-231-1/+2
* Generic soft interrupts for macppc. Tested by mk@, deraadt@kettenis2009-10-011-18/+50
* Constify the what/name parameter of pci_intr_establish().mk2009-08-221-2/+2
* backout interrupt diff until it the next round of fixesderaadt2009-06-091-76/+41
* Reintroduce the macppc interrupt subsystem rewrite. Several bugs havedrahn2009-06-021-41/+76
* Introduce splsoftassert(), similar to splassert() but for soft interruptmiod2009-03-151-1/+2
* back out the new interrupt subsystem because some little bug still lurks in therederaadt2008-11-211-83/+35
* miod pointed out that some items were multiply defined (patched intodrahn2008-09-191-6/+1
* Redesign of the powerpc interrupt architecture, use true levels intead ofdrahn2008-09-181-35/+88
* SMP ddb support, with some feedback from kettenis.drahn2008-09-161-1/+6
* Turn the spl* macros into functions.thib2007-11-141-46/+6
* Use atomic operations in set_sint() instead of disabling interrupts in themiod2007-05-191-15/+3
* Move macppc to __HAVE_CPUINFO, and make locore.S and trap.c suitable forkettenis2007-03-201-10/+16
* remove IPL_IMP and splimp().brad2006-03-121-4/+2
* cbb needs IPL_VM to be defined now.miod2006-03-111-2/+3
* nothing uses spllowersoftclock() anymoremickey2005-04-191-2/+1
* {e,}intr{cnt,names} bye-bye.miod2004-12-241-2/+1
* Block splsoftclock in splsoftnet, and splsoftclock and splsoftnet in splsoftttydrahn2004-10-011-3/+3
* Use new event counter API for interrupt counting on macppc. drahn@ okaaron2004-06-281-9/+11
* tab/whitespace cleanup.drahn2003-10-311-4/+2
* Use defines instead of magic constants for more IPL_ stuff, also sortdrahn2003-10-191-8/+9
* tickspending is now a private variable of clock.cdrahn2003-07-141-2/+2
* 'dual' clock support for macppc, this allows the stat clock to rundrahn2003-07-141-2/+3
* backout prematurederaadt2002-09-151-9/+9
* KNFderaadt2002-09-151-9/+9
* Cardbus/pcmcia support for macppc. parts borrowed from NetBSD, and otherdrahn2002-07-231-1/+3
* Define placeholders for art's splassert() debugging stuff on all arches.miod2002-04-291-1/+4
* First round of __P removal in sysmillert2002-03-141-9/+9
* splclock() should block SPL_BIO - SPL_IMP.drahn2002-01-261-2/+2
* ARGH, fix it right...drahn2002-01-211-2/+2
* Better barrier protection. pefo found an instance where the previousdrahn2002-01-211-10/+10
* Remove pointless additional 'syncing' instructions in the powerpc spl*()drahn2001-11-191-10/+10
* The "powerpc" port which has supported the newer Apple Macintosh powerpc baseddrahn2001-09-011-4/+4
* Add prototypes for softnet, ofrootfound.drahn2001-06-241-1/+2
* Define splvm() for arches who don't already provide it, with the samemiod2001-06-241-1/+2
* inlined function definition clean, in preparation of more strict -W warningdrahn2001-06-241-9/+5
* Make several global variables referenced as extern, not common.drahn2001-03-291-3/+3
* Since it is possible for the interrupt controller to be configured laterahnds2000-07-071-1/+4