summaryrefslogtreecommitdiffstats
path: root/sys/dev/ic/ar5008.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* Remove some includes include-what-you-use claims don'tjsg2015-03-141-2/+1
* Wireless drivers call if_input() via ieee80211_input() which set `rcvif'mpi2015-02-101-2/+1
* Use <sys/endian.h> instead of <machine/endian.h>guenther2014-12-191-2/+2
* Fewer <netinet/in_systm.h>mpi2014-07-221-3/+1
* Some reallocarray() use; review Jean-Philippe Ouellet, patrick keshishianderaadt2014-07-131-2/+2
* add a size argument to free. will be used soon, but for now default to 0.tedu2014-07-121-2/+2
* Most network drivers include netinet/in_var.h, but apparently theybluhm2013-08-071-2/+1
* Replace all ovbcopy with memmove; swap the src and dst arguments tooderaadt2013-06-111-2/+2
* Add support for power saving in Host AP mode.kettenis2012-08-251-1/+30
* Fix a typo: change "!(reg >> pin) & 1" to "!((reg >> pin) & 1)" asmatthew2011-06-191-2/+2
* "athn* at uhub? port ?"damien2011-01-061-1/+8
* add code to read OTPROM on the AR9485damien2011-01-011-9/+9
* of course, GPIO handling on AR9271 and AR7010 had to be differentdamien2010-12-311-11/+38
* commit some bits that will be required by AR9271/AR7010damien2010-12-311-16/+19
* Make the athn(4) back-end more bus agnostic by moving read and writedamien2010-12-311-6/+47
* fix a test in ar5008_rx_free()damien2010-11-071-2/+2
* fix initialization value of analog register AR_AN_TOP2 on some highdamien2010-09-031-4/+11
* For chips in open-loop power control mode, periodically (every 30 secs)damien2010-08-121-2/+6
* sync ar5008_bb_load_noisefloor() with ar9003_bb_load_noisefloor().damien2010-07-151-6/+6
* fix PDADC value for target index (AR5008 family only.)damien2010-07-151-2/+2
* allow Tx flags to be passed to the tx() routine.damien2010-06-211-3/+6
* - fix athn_set_key() on big-endian machines (function is not used yet)damien2010-06-051-8/+8
* cleanup hardware key cache management (not used yet)damien2010-05-161-9/+7
* cleanup calibration bits (not everything is enabled yet.)damien2010-05-161-20/+45
* initial Host AP bits.damien2010-05-161-6/+103
* return early in {ar5008,ar9003}_rx_free if buffers have not beendamien2010-05-161-3/+5
* do not unlink the Tx buffer from our global list until we're suredamien2010-05-121-3/+3
* enable fast PLL clock for 5GHz on AR9280 >=2.0 (unless EEPROM says thedamien2010-05-111-2/+22
* athn(4) is going to support a new family of Atheros 802.11ndamien2010-05-101-0/+2459