Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Complete athn(4) noisefloor calibration code and enable it. | 2019-02-01 | 1 | -2/+6 | |
* | Remove the IEEE80211_NO_HT macro. Reduces ifdef spaghetti, enables 11n mode | 2016-01-05 | 1 | -9/+1 | |
* | Init values for the AR9485 were for version 1.0 of this chip, which according | 2012-10-20 | 1 | -2/+18 | |
* | Allow a variable number of words for the Serializer/Deserializer programming. | 2012-06-10 | 1 | -2/+7 | |
* | sync initialization values for AR9160 and AR9280 with ath9k. | 2010-07-15 | 1 | -77/+79 | |
* | Remove initialization values for chips that never made it into production: | 2010-07-15 | 1 | -395/+1 | |
* | enable fast PLL clock for 5GHz on AR9280 >=2.0 (unless EEPROM says the | 2010-05-11 | 1 | -3/+29 | |
* | athn(4), a driver for Atheros 802.11a/g/n devices. | 2009-11-14 | 1 | -0/+969 |