blob: ddf4b7eb1968fcce62a0b221a9d833fb2ee5373d (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
|
# $OpenBSD: Makefile,v 1.4 2020/08/03 14:45:23 patrick Exp $
.include <bsd.own.mk>
LLVM_SRCS= ${.CURDIR}/../../../../../llvm/llvm
HDRS= SparcGenAsmMatcher.inc SparcGenAsmWriter.inc \
SparcGenCodeEmitter.inc SparcGenCallingConv.inc \
SparcGenDAGISel.inc SparcGenDisassemblerTables.inc \
SparcGenFastISel.inc SparcGenInstrInfo.inc \
SparcGenRegisterInfo.inc SparcGenSubtargetInfo.inc \
SparcGenMCCodeEmitter.inc
all: ${HDRS}
install:
@# Nothing here so far ...
clean cleandir:
rm -f ${HDRS}
SparcGenAsmMatcher.inc: ${LLVM_SRCS}/lib/Target/Sparc/Sparc.td
${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-asm-matcher \
-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/Sparc \
-o ${.TARGET} ${.ALLSRC}
SparcGenAsmWriter.inc: ${LLVM_SRCS}/lib/Target/Sparc/Sparc.td
${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-asm-writer \
-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/Sparc \
-o ${.TARGET} ${.ALLSRC}
SparcGenCallingConv.inc: ${LLVM_SRCS}/lib/Target/Sparc/Sparc.td
${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-callingconv \
-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/Sparc \
-o ${.TARGET} ${.ALLSRC}
SparcGenCodeEmitter.inc: ${LLVM_SRCS}/lib/Target/Sparc/Sparc.td
${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-emitter \
-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/Sparc \
-o ${.TARGET} ${.ALLSRC}
SparcGenDAGISel.inc: ${LLVM_SRCS}/lib/Target/Sparc/Sparc.td
${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-dag-isel \
-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/Sparc \
-o ${.TARGET} ${.ALLSRC}
SparcGenDisassemblerTables.inc: ${LLVM_SRCS}/lib/Target/Sparc/Sparc.td
${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-disassembler \
-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/Sparc \
-o ${.TARGET} ${.ALLSRC}
SparcGenFastISel.inc: ${LLVM_SRCS}/lib/Target/Sparc/Sparc.td
${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-fast-isel \
-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/Sparc \
-o ${.TARGET} ${.ALLSRC}
SparcGenInstrInfo.inc: ${LLVM_SRCS}/lib/Target/Sparc/Sparc.td
${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-instr-info \
-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/Sparc \
-o ${.TARGET} ${.ALLSRC}
SparcGenMCCodeEmitter.inc: ${LLVM_SRCS}/lib/Target/Sparc/Sparc.td
${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-emitter \
-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/Sparc \
-o ${.TARGET} ${.ALLSRC}
SparcGenRegisterInfo.inc: ${LLVM_SRCS}/lib/Target/Sparc/Sparc.td
${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-register-info \
-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/Sparc \
-o ${.TARGET} ${.ALLSRC}
SparcGenSubtargetInfo.inc: ${LLVM_SRCS}/lib/Target/Sparc/Sparc.td
${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-subtarget \
-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/Sparc \
-o ${.TARGET} ${.ALLSRC}
.include <bsd.obj.mk>
|
