1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
|
/* $OpenBSD: omap4.c,v 1.5 2011/11/15 23:01:11 drahn Exp $ */
/*
* Copyright (c) 2011 Uwe Stuehler <uwe@openbsd.org>
*
* Permission to use, copy, modify, and distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/device.h>
#include <machine/bus.h>
#include <arch/arm/armv7/armv7var.h>
#include <beagle/dev/omapvar.h>
#define ICP_ADDR 0x48240100
#define ICP_SIZE 0x100
#define ICD_ADDR 0x48241000
#define ICD_SIZE 0x1000
#define GTIMER_ADDR 0x48240000
#define GTIMER_SIZE 0x300
#define WD_ADDR 0x4a314000
#define WD_SIZE 0x80
#define GPIOx_SIZE 0x1000
#define GPIO1_ADDR 0x4a310000
#define GPIO2_ADDR 0x48055000
#define GPIO3_ADDR 0x48057000
#define GPIO4_ADDR 0x48059000
#define GPIO5_ADDR 0x4805b000
#define GPIO6_ADDR 0x4805d000
#define GPIO1_IRQ 29
#define GPIO2_IRQ 30
#define GPIO3_IRQ 31
#define GPIO4_IRQ 32
#define GPIO5_IRQ 33
#define GPIO6_IRQ 34
#define UARTx_SIZE 0x400
#define UART1_ADDR 0x4806A000
#define UART2_ADDR 0x4806C000
#define UART3_ADDR 0x48020000
#define UART4_ADDR 0x4806E000
#define UART1_IRQ 72
#define UART2_IRQ 73
#define UART3_IRQ 74
#define UART4_IRQ 70
#define HSMMCx_SIZE 0x300
#define HSMMC1_ADDR 0x4809c000
#define HSMMC1_IRQ 83
struct omap_dev omap4_devs[] = {
/*
* Cortex-A9 Interrupt Controller
*/
{ .name = "ampintc",
.unit = 0,
.mem = {
{ ICP_ADDR, ICD_SIZE },
{ ICD_ADDR, ICD_SIZE },
},
},
/*
* Cortex-A9 Global Timer
*/
{ .name = "amptimer",
.unit = 0,
.mem = { { GTIMER_ADDR, GTIMER_SIZE } },
},
/*
* GPIO
*/
{ .name = "omgpio",
.unit = 0,
.mem = { { GPIO1_ADDR, GPIOx_SIZE } },
.irq = { GPIO1_IRQ }
},
{ .name = "omgpio",
.unit = 1,
.mem = { { GPIO2_ADDR, GPIOx_SIZE } },
.irq = { GPIO2_IRQ }
},
{ .name = "omgpio",
.unit = 2,
.mem = { { GPIO3_ADDR, GPIOx_SIZE } },
.irq = { GPIO3_IRQ }
},
{ .name = "omgpio",
.unit = 3,
.mem = { { GPIO4_ADDR, GPIOx_SIZE } },
.irq = { GPIO4_IRQ }
},
{ .name = "omgpio",
.unit = 4,
.mem = { { GPIO5_ADDR, GPIOx_SIZE } },
.irq = { GPIO5_IRQ }
},
{ .name = "omgpio",
.unit = 5,
.mem = { { GPIO6_ADDR, GPIOx_SIZE } },
.irq = { GPIO6_IRQ }
},
/*
* Watchdog Timer
*/
{ .name = "omdog",
.unit = 0,
.mem = { { WD_ADDR, WD_SIZE } }
},
/*
* UART
*/
{ .name = "com",
.unit = 2,
.mem = { { UART3_ADDR, UARTx_SIZE } },
.irq = { UART3_IRQ }
},
/*
* MMC
*/
{ .name = "ommmc",
.unit = 0,
.mem = { { HSMMC1_ADDR, HSMMCx_SIZE } },
.irq = { HSMMC1_IRQ }
}
};
void
omap4_init(void)
{
omap_set_devs(omap4_devs);
}
|
