aboutsummaryrefslogtreecommitdiffstats
path: root/arch/riscv/kernel/smp.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-09-20RISC-V: Export kernel symbols for kvmAtish Patra1-0/+1
2019-09-05riscv: cleanup riscv_cpuid_to_hartid_maskChristoph Hellwig1-0/+1
2019-09-05riscv: optimize send_ipi_singleChristoph Hellwig1-1/+7
2019-09-05riscv: cleanup send_ipi_maskChristoph Hellwig1-9/+7
2019-09-05riscv: refactor the IPI codeChristoph Hellwig1-24/+31
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234Thomas Gleixner1-12/+1
2019-05-16riscv: move flush_icache_{all,mm} to cacheflush.cGary Guo1-49/+0
2019-05-16RISC-V: Access CSRs using CSR numbersAnup Patel1-1/+1
2019-05-16RISC-V: Fix minor checkpatch issues.Atish Patra1-2/+2
2019-04-30RISC-V: Add RISC-V specific arch_match_cpu_phys_idAtish Patra1-0/+6
2019-03-04RISC-V: Fixmap support and MM cleanupsPalmer Dabbelt1-1/+1
2019-03-04RISC-V: Allow hartid-to-cpuid function to fail.Atish Patra1-1/+0
2019-03-04RISC-V: Move cpuid to hartid mapping to SMP.Atish Patra1-0/+9
2019-01-07riscv: don't stop itself in smp_send_stopAndreas Schwab1-7/+36
2018-10-22RISC-V: Show IPI statsAnup Patel1-7/+32
2018-10-22RISC-V: Use Linux logical CPU number instead of hartidAtish Patra1-9/+15
2018-10-22RISC-V: Add logical CPU indexing for RISC-VAtish Patra1-0/+19
2018-08-13RISC-V: simplify software interrupt / IPI codeChristoph Hellwig1-4/+2
2017-12-01RISC-V: Fixes for clean allmodconfig buildPalmer Dabbelt1-0/+7
2017-11-30RISC-V: Flush I$ when making a dirty page executableAndrew Waterman1-0/+48
2017-11-30RISC-V: Provide stub of setup_profiling_timer()Olof Johansson1-0/+7
2017-09-26RISC-V: Init and Halt CodePalmer Dabbelt1-0/+110