aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_dpp_dscl.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2021-12-13drm/amd/display: fix function scopesIsabella Basso1-97/+0
2021-11-22drm/amd/display: Visual Confirm Bar Height Adjusthvanzyll1-1/+13
2021-10-28drm/amd/display: Defer GAMCOR and DSCL power down sequence to vupdateMichael Strauss1-2/+10
2021-07-21drm/amd/display: Line Buffer changesNevenko Stupar1-1/+6
2021-05-27drm/amd/display: fix odm scalingDmytro Laktyushkin1-4/+8
2021-05-19drm/amd/display: Document set RECOUT operationRodrigo Siqueira1-16/+33
2021-05-10drm/amd/display: fix use_max_lb flag for 420 pixel formatsDmytro Laktyushkin1-3/+6
2020-12-01drm/amd/display: Add DSCL memory low power supportJacky Liao1-1/+23
2020-10-26drm/amd/display: Reduce height of visual confirm on right side.Yongqiang Sun1-1/+1
2019-11-13drm/amd/display: Drop CONFIG_DRM_AMD_DC_DCN2_0 and DSC_SUPPORTEDBhawanpreet Lakha1-2/+0
2019-06-21drm/amd/display: Add DCN2 DPPHarry Wentland1-0/+8
2019-03-19drm/amd/display: Fix Divide by 0 in memory calculationsMurton Liu1-5/+15
2019-01-14drm/amd/display: Check if registers are available before accessingEric Bernstein1-18/+24
2018-07-16drm/amd/display: add HDR visual confirmGloria Li1-2/+5
2018-07-13drm/amd/display: properly turn autocal offDmytro Laktyushkin1-6/+6
2018-05-29drm/amd/display: fix dscl_manual_ratio_initDmytro Laktyushkin1-4/+4
2018-05-18drm/amd/display: get rid of 32.32 unsigned fixed pointDmytro Laktyushkin1-19/+19
2017-12-06drm/amd/display: Only program watermark for full update.Yongqiang Sun1-0/+3
2017-12-06drm/amd/display: Fixed not set scaler bug.Yongqiang Sun1-1/+3
2017-12-06drm/amd/display: cache pwl params and scl_data to avoid extra programmingDmytro Laktyushkin1-0/+3
2017-10-21drm/amd/display: rename dscl functionsYue Hin Lau1-49/+49
2017-10-21drm/amd/display: rename transform to dpp for dcnYue Hin Lau1-52/+52
2017-10-21drm/amd/display: change when to set tap_hardcode_coeffBhawanpreet Lakha1-2/+2
2017-10-21drm/amd/display: Add DPP capabilitiesEric Bernstein1-27/+15
2017-10-21drm/amd/display: clean up dcn10 dpp after HW reviewEric Bernstein1-42/+43
2017-10-21drm/amd/display: option to maximize lb usageTony Cheng1-0/+3
2017-09-28amdgpu/dc: move filter taps to being static const data (v2)Dave Airlie1-1/+1
2017-09-26drm/amd/display: clean up header file includesYue Hin Lau1-8/+0
2017-09-26drm/amd/display: move cm registers from ipp to dpp_cmYue Hin Lau1-2/+1
2017-09-26drm/amd/display: Update DSCLEric Bernstein1-72/+29
2017-09-26drm/amd/display: cleanup naming of DCN DPP functionsYue Hin Lau1-1/+1
2017-09-26drm/amd/display: separate scl functions out from dcn10_dppYue Hin Lau1-0/+762
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.