aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/tools/make (follow)
Commit message (Expand)AuthorAgeFilesLines
* image builder: Add --build-ip-dir optionMartin Braun10 days1-1/+9
* fpga: Align build process for all targetsMartin Braun10 days2-11/+4
* fpga: x400: Add netlist make flowJavier Valenzuela10 days1-0/+1
* utils: image builder: Major updateMartin Braun10 days1-0/+4
* fpga: x400: zbx: Set Locale for ZBX Lattice buildMax Köhler2024-05-211-0/+1
* fpga: tools: Fix VIVADO_PROJECT variableWade Fife2024-04-021-1/+1
* fpga: Add option to specify build output directoryWade Fife2024-03-152-3/+5
* fpga: tools: Add option to save Vivado projectWade Fife2024-03-152-0/+10
* fpga: x4xx: add option for incremental Vivado buildMax Köhler2024-03-121-0/+2
* fpga: x400: zbx: Improve Lattice make flowMax Köhler2024-03-052-2/+11
* fpga: Remove dupes from DESIGN_SRCSMartin Braun2023-12-132-2/+5
* mpm/fpga: x4xx: Major updates in preparation for future devicesJavier Valenzuela2023-05-231-0/+36
* fpga: Add BUILD_BASE_DIR option to makefilesWade Fife2023-02-093-9/+9
* fpga: tools: Fix HLS IP builder for Vivado 2021.1Humberto Jimenez2022-08-251-1/+2
* fpga: tools: Lattice build flow clean-upJavier Valenzuela2022-08-031-0/+5
* fpga: x400: zbx: Add support for XO3 CPLD variant.Javier Valenzuela2022-06-282-0/+100
* fpga: tools: Add Quartus build utilitiesHumberto Jimenez2021-12-013-0/+163
* fpga: tools: Add UHD_FPGA_DIR definition to synthesisWade Fife2021-09-082-4/+5
* fpga: Set default part for sim in setupenv.shWade Fife2021-08-301-5/+4
* fpga: sim: Add PkgComplex, PkgMath, and PkgRandomWade Fife2021-08-081-0/+2
* fpga: tools: Support new FPGA types in viv_simulator.makWade Fife2021-06-171-2/+2
* fpga: tools: Fix python2 reference in viv_ip_builder.makWade Fife2021-06-171-1/+1
* fpga: tools: Add modelsim.ini to ModelSim callsWade Fife2021-06-171-0/+2
* fpga: tools: Add ip target to simulation makefilesWade Fife2021-06-171-2/+5
* fpga: tools: Add ability to patch IP during generationWade Fife2021-06-031-0/+33
* fpga: Remove Python2 support from build systemMartin Braun2021-01-043-7/+7
* fpga: tools: RESOLVE_PATH checks for an empty pathAndrew Moch2020-07-301-4/+4
* fpga: tools: remove temporary Xilinx directories for BD recreationMax Köhler2020-06-151-10/+13
* fpga: tools: Allow multiple top modules with ModelSimWade Fife2020-06-111-1/+1
* fpga: tools: Improve native ModelSim supportWade Fife2020-05-261-72/+38
* fpga: tools: Add contents of directories for HDL sourceWade Fife2020-05-261-1/+1
* fpga: tools: Fix HLS IP build with CygwinHumberto Jimenez2020-05-121-3/+4
* fpga: tools: Add -voptargs=+acc to ModelSim GUIWade Fife2020-04-141-1/+1
* fixup! fpga: tools: Add modelsim to make sim targetsWade Fife2020-03-231-27/+25
* fpga: tools: Add modelsim to make sim targetsAndrew Moch2020-03-202-19/+106
* Merge FPGA repository back into UHD repositoryMartin Braun2020-01-286-0/+418
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.