aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/arch/arm/boot/dts/r9a06g032.dtsi (follow)
AgeCommit message (Expand)AuthorFilesLines
2022-06-29ARM: dts: r9a06g032: Describe switchClément Léger1-0/+51
2022-06-29ARM: dts: r9a06g032: Describe GMAC2Clément Léger1-0/+18
2022-06-29ARM: dts: r9a06g032: Describe MII converterClément Léger1-0/+39
2022-05-06ARM: dts: r9a06g032: Link the PCI USB devices to the USB PHYHerve Codina1-0/+12
2022-05-06ARM: dts: r9a06g032: Add USB PHY DT supportHerve Codina1-0/+6
2022-05-06ARM: dts: r9a06g032: Add internal PCI bridge nodeHerve Codina1-0/+29
2022-05-06ARM: dts: r9a06g032: Describe the RTCMiquel Raynal1-0/+13
2022-05-06ARM: dts: r9a06g032: Fix the NAND controller nodeMiquel Raynal1-0/+1
2022-05-06ARM: dts: r9a06g032: Fill the UART DMA propertiesMiquel Raynal1-0/+10
2022-05-06ARM: dts: r9a06g032: Describe the DMA routerMiquel Raynal1-0/+10
2022-05-06ARM: dts: r9a06g032: Add the two DMA nodesMiquel Raynal1-0/+28
2022-04-28ARM: dts: r9a06g032: Add missing '#power-domain-cells'Herve Codina1-0/+1
2022-04-19ARM: dts: r9a06g032: Drop "arm,cortex-a7-timer" from timer nodeGeert Uytterhoeven1-2/+1
2022-02-24ARM: dts: r9a06g032: Add the watchdog nodesJean-Jacques Hiblot1-0/+16
2022-01-24ARM: dts: r9a06g032: Describe the NAND controllerMiquel Raynal1-0/+11
2020-09-11ARM: dts: renesas: Fix pin controller node namesGeert Uytterhoeven1-1/+1
2020-06-15ARM: dts: r9a06g032: Correct GIC compatible value orderGeert Uytterhoeven1-1/+1
2018-11-28ARM: dts: r9a06g032: Correct the GIC DT node namePhil Edworthy1-1/+1
2018-11-28ARM: dts: r9a06g032: Add pinctrl nodePhil Edworthy1-0/+8
2018-09-14ARM: dts: r9a06g032: Correct UART and add all other UARTsPhil Edworthy1-3/+80
2018-09-06ARM: dts: r9a06g032: Use r9a06g032-sysctrl binding definitionsGeert Uytterhoeven1-3/+4
2018-07-23ARM: dts: Renesas R9A06G032 SMP enable methodMichel Pollet1-0/+2
2018-07-23ARM: dts: Renesas R9A06G032 base device tree fileMichel Pollet1-0/+113
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.