summaryrefslogtreecommitdiffstats
path: root/sys/kern
diff options
context:
space:
mode:
authorpatrick <patrick@openbsd.org>2013-05-01 00:16:26 +0000
committerpatrick <patrick@openbsd.org>2013-05-01 00:16:26 +0000
commit027018ef4d914bb0b556abc9782cb3f8de4ac6e4 (patch)
treecf6ba19cae6ad9a511ddb51e342674cb54405a93 /sys/kern
parentClear the right pixels when scrolling backwards. (diff)
downloadwireguard-openbsd-027018ef4d914bb0b556abc9782cb3f8de4ac6e4.tar.xz
wireguard-openbsd-027018ef4d914bb0b556abc9782cb3f8de4ac6e4.zip
Add a cortex bus which represents the ARM MPCore Complex.
It will attach only to ARM Cortex A9 and A15 SoCs. The generic interrupt controller and timer will attach to this bus, later a secondary cache controller can be added. The base address for those controllers are figured out using the periphbase register. ok bmercer@
Diffstat (limited to 'sys/kern')
0 files changed, 0 insertions, 0 deletions