summaryrefslogtreecommitdiffstats
path: root/sys/arch/arm64/dev (follow)
Commit message (Expand)AuthorAgeFilesLines
* Add a guard page between I/O virtual address space allocations. The ideapatrick2021-04-031-3/+4
* Exclude the first page from I/O virtual address space, which is the NULLpatrick2021-04-031-3/+4
* Turns out the PCIe DARTs support a full 32-bit device virtual address space.kettenis2021-03-291-4/+9
* Fix errno, merge ioctl caseskn2021-03-261-13/+5
* Now that MSI pages are properly mapped, all that debug code in smmu(4)patrick2021-03-221-34/+2
* Load MSI pages through bus_dma(9). Our interrupt controllers for MSIspatrick2021-03-223-17/+98
* Add code to acpiiort(4) to look up named components in the IORT andpatrick2021-03-152-2/+76
* Change API of acpiiort(4). It was written as a hook before, taking thepatrick2021-03-157-33/+23
* spellingjsg2021-03-112-4/+4
* Add SMP support.kettenis2021-03-111-14/+99
* Since with the current design there's one device per domain, and onepatrick2021-03-061-17/+11
* One major issue talked about in research papers is reducing the overheadpatrick2021-03-061-61/+103
* Improve readability of softc accesses.patrick2021-03-051-13/+20
* Introduce an IOVA allocator instead of mapping pages 1:1. Mapping pages 1:1patrick2021-03-052-106/+129
* Extend the commented code that shows which additional mappings are needed,patrick2021-03-051-6/+24
* Do *not* delay while waiting for IOTLB invalidation to complete. A 1mspatrick2021-03-021-3/+1
* Update the MSI addresses for the Armada 8040. This chunk will only bepatrick2021-03-011-3/+7
* Instead of sprinkling the device's DMA tag, always return a new DMA tagpatrick2021-03-013-41/+33
* Have acpipci(4) look for a matching SMMU in the IORT.patrick2021-02-281-1/+69
* Add smmu(4), a driver the ARM System MMU. This IOMMU is basically apatrick2021-02-285-0/+2008
* Add acpiiort(4), a driver for the ACPI I/O Remapping Table. This tablepatrick2021-02-282-0/+138
* Issue call to IOMMU OFW API to collect an IOMMU-sprinkled DMA tag.patrick2021-02-282-2/+9
* Issue call to IOMMU OFW API to collect an IOMMU-sprinkled DMA tag.patrick2021-02-281-1/+8
* Add apldart(4), a driver for the IOMMU on Apple M1 SoCs.kettenis2021-02-271-0/+560
* Add aplcpie(4), a (minimal) driver for the PCIe host bridge on Apple M1 SoCs.kettenis2021-02-261-0/+494
* Add some infrastructure in the PCI chipset tag for pci_probe_device_hook()patrick2021-02-252-2/+19
* Add aplintc(4), a driver for the interrupt controller found onkettenis2021-02-231-0/+379
* timecounting: use C99-style initialization for all timecounter structscheloha2021-02-231-3/+9
* Add apldog(4), a driver for the watchdog on Apple M1 SoCs.kettenis2021-02-221-0/+117
* Add support for FIQs. We need these to support agtimer(4) on Apple M1 SoCskettenis2021-02-173-6/+6
* Introduce BUS_SPACE_MAP_POSTED such that we can distinguish betweenkettenis2021-02-161-3/+7
* s/KHz/kHz/ and reduce dmesg spam a bitkettenis2021-01-191-4/+4
* Split the IORT struct into two, as the current version not only containedpatrick2021-01-151-2/+4
* Move IO Remapping Table (IORT) struct defines to the common ACPI headerpatrick2021-01-151-35/+1
* Refactor klist insertion and removalvisa2020-12-251-3/+3
* Implement pci_intr_disestablish(9) for acpicpi(4) on arm64.kettenis2020-12-061-2/+8
* ICC_DIR, used to deactive interrupts, is only needed when running inpatrick2020-11-281-7/+2
* Make bus_space_mmap(9) work for simplebus(4).kettenis2020-11-191-1/+54
* Make sure bus_space_mmap(9) works for pciecam(4).kettenis2020-11-191-1/+24
* Implement address translation for bus_space_mmap(9).kettenis2020-11-191-1/+20
* Add support for edge-triggered interrupts to agintc(4). This is mostlypatrick2020-11-151-8/+41
* allow compile of kernels with DDB, in more cases.deraadt2020-09-052-2/+6
* Declare hw_{prod,serial,uuid,vendor,ver} in <sys/systm.h>.visa2020-08-262-8/+2
* Re-work intr_barrier(9) on arm64 to remove layer violation. So far wepatrick2020-07-173-4/+43
* Store struct cpu_info * in arm64's interrupt wrap. intr_barrier() canpatrick2020-07-161-1/+2
* To be able to have intr_barrier() on arm64, we need to be able topatrick2020-07-161-1/+7
* Userland timecounter implementation for arm64.kettenis2020-07-151-3/+12
* Fix agintc(4) for non-MULTIPROCESSOR kernels. Due to the recent changespatrick2020-07-151-3/+6
* Add support for routing interrupts to other CPUs in agintc(4). Most of thepatrick2020-07-141-47/+54
* Add support for routing interrupts to other CPUs in ampintc(4). Most of thepatrick2020-07-141-35/+59