summaryrefslogtreecommitdiffstats
path: root/sys/arch/sgi/localbus
AgeCommit message (Expand)AuthorFilesLines
2021-03-11spellingjsg2-4/+4
2018-12-03Do not process the top 32 bits of the 64 bit interrupt mask registervisa1-3/+3
2018-12-03Remove the unused interrupt type (edge/level) from the mace interruptvisa3-10/+6
2018-02-24Declare ci_ipl volatile to prevent the compiler from optimizingvisa2-8/+2
2017-05-11The device_to_pa routine really isn't needed. We always have physicalvisa2-27/+6
2017-02-11Let MP-safe interrupt handlers run without the kernel lock on sgi.visa2-2/+8
2016-03-14Change a bunch of (<blah> *)0 to NULL.krw1-2/+2
2016-03-06Rename mips64's trap_frame into trapframe.mpi4-15/+15
2016-01-05Some implementations of HitSyncDCache() call pmap_extract() for va->pavisa1-1/+2
2015-12-23Execution of the `sync' instruction is not supported by the T-Bus andvisa1-5/+16
2015-09-24IP26 streaming cache controller bus error interrupts are reported as hardwaremiod2-6/+17
2015-09-20Invoke tfp_IOSyncDCache() from tcc_IOSyncDCache() as well, so that invalidatemiod1-10/+15
2014-12-10Convert watchdog(4) devices to use autoconf(9) framework.mikeb1-2/+20
2014-10-08if SMALL_KERNEL do not register the imc_watchdog_cb callback. We stillderaadt1-1/+3
2014-09-30implement atomic operations using ll/sc, and convert rw_cas and callers of thejmatthew2-5/+6
2014-07-02On IP28, ignore (as in, do not report) GIO bus errors where the address isn'tmiod2-27/+50
2014-05-19Format string fixes and removal of -Wno-format for sgi. Based upon anmiod4-10/+12
2014-03-29It's been a quarter century: we can assume volatile is present with that name.guenther1-3/+3
2014-03-27{fix,add} comments.miod2-3/+10
2014-03-09Rework the per-cpu cache information. Use a common struct to store the linemiod1-9/+7
2013-12-11Better bus error diagnostics (this really only affects IP28). Also, do whatmiod1-7/+21
2012-10-17Swap arguments to wdog_register() since it is nicer, and preparederaadt1-2/+2
2012-10-03Don't include <mips64/archtype.h> unless you really need it.miod1-4/+1
2012-10-03Split ever-growing mips <machine/cpu.h> into what 99% of the kernel needs,miod4-6/+8
2012-09-29Work in progress support for the Power Indigo2 R8000 system (IP26). This ismiod5-6/+491
2012-09-29Handle the coprocessor 0 cause and status registers as a 64 bit value now,miod1-2/+2
2012-09-29Proide a mips_sync() macro to wrap asm("sync"), and replace gazillions ofmiod3-11/+12
2012-07-18According to Linux, and just verified the hard way, the 8254 timer does notmiod1-2/+7
2012-07-14A known errata of R4000 and R4400 processors, is that reading the internalmiod1-4/+74
2012-05-27Proper support for the so-called `fast mode' of the Indigo2 ECC memorymiod1-14/+36
2012-05-27Decide once for all whether IP22/IP28 systems are running with the ECC memorymiod1-37/+9
2012-05-25On IP28, silently acknowledge bus errors which can be attributed tomiod2-10/+39
2012-05-25Support for the POWER Indigo2 R10000 systems (IP28). Currently running withmiod1-6/+20
2012-04-21Remove long dead prototypes.miod1-15/+1
2012-04-18Driver for the GR2 family of frame buffers (Elan, XZ...). Based upon themiod2-17/+2
2012-04-18Reading the IMC bus arbitration register is not reliable, at least on IP20,miod1-7/+28
2012-04-17Infrastructure to allow an interrupt handler to request its interrupt to bemiod2-20/+116
2012-04-15Define symbolic constants for the interrupt controller pin assignments onmiod2-43/+103
2012-04-15Declare most imc bus_space(9) methods in a visible header; this will be usedmiod2-30/+36
2012-04-15Tell Indy and Challenge S apart.miod1-3/+9
2012-04-09Attach eisa devices after all the onboard devices have attached rather thanmiod1-7/+7
2012-04-02EISA bus attachment glue for Indigo 2 systems. Currently only tested withmiod1-4/+88
2012-03-28Work in progress support for the SGI Indigo, Indigo 2 and Indy systemsmiod6-0/+1465
2012-03-15No longer allow bus_space_barrier() to be a NULL pointer on a givenmiod1-5/+12
2010-09-20Get rid of evcount's support for arranging counters in a treematthew1-3/+2
2010-08-23Implement bus_space_barrier() on sgi; on xbridge, this will also flushmiod1-3/+5
2009-11-25IP30 IPI implementation.syuu1-1/+2
2009-11-12Oops, I can't even spell `spurious' correctly.miod1-2/+2
2009-11-12Only read mace interrupt registers once in the interrupt handler; and fixmiod1-16/+22
2009-11-12Move the interrupt makemasks() code to the interrupt template; no functionalmiod1-48/+4