| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
|
| |
This mostly adjust the interrupt masking and status support since this
variant lacks the UINTM and UINTP registers.
ok patrick@
|
|
|
|
| |
ok patrick@
|
|
|
|
|
|
|
|
|
| |
register. Use 32-bit reads and writes to access the URXH and UTXH
registers. They're documented as 32-bit registers in the Exynos 4 and
Exynos 5 User Manuals and accessing URXH with an 8-bit read triggers a
fault on Apple's M1 SoC.
ok patrick@
|
|
|
|
| |
ok kettenis@
|
| |
|
| |
|
|
|
|
|
|
|
|
|
| |
&armv7_bs_tag with fdt_cons_bs_tag, which is our early console bus tag
for both arm64 and armv7. On armv7, it points to &armv7_bs_tag. With
this we can get rid of the armv7var.h include. Reduce a bit of diff to
imxuart(4).
ok kettenis@
|
|
ok kettenis@
|