summaryrefslogtreecommitdiffstats
path: root/sys/arch/mips64
AgeCommit message (Expand)AuthorFilesLines
2021-03-11spellingjsg6-13/+13
2021-03-04Update clock interrupt count atomically.visa1-2/+4
2021-02-23timecounting: use C99-style initialization for all timecounter structscheloha1-9/+9
2021-02-11Leave out gp initialization from kernel entry on mips64visa2-8/+2
2021-01-13kernel, sysctl(8): remove dead variable: tickadjcheloha1-3/+2
2020-12-24Initialize mips64 pmap pool using IPL_VM.visa1-2/+2
2020-11-08In case of failure, call sigexit() from trapsignal instead of sensig().mpi1-12/+8
2020-10-22uvm_grow() doesn't need KERNEL_LOCK anymore, and onfault never did.deraadt1-7/+6
2020-10-21uvm_grow() now does the vm_maxsaddr check (before locking), so callers don'tderaadt1-2/+2
2020-10-21mips64 has same bug as arm64: copyout(9), copyinstr(9) andderaadt1-2/+4
2020-10-20Use a trap instruction that unconditionally terminates the process.visa1-2/+2
2020-10-20Add handling for a trap instruction that terminates the process.visa1-1/+6
2020-10-08use access_type as the PROT_* variable for uvm_fault() consistantlyderaadt1-13/+13
2020-10-07Include <sys/systm.h> directly instead of relying on hidden UVM includes.mpi1-1/+2
2020-09-24mi_ast() needs curcpu()->ci_want_resched rather than ci->ci_want_resched,deraadt1-4/+3
2020-09-24Only perform uvm_map_inentry() checks for PROC_SP for userland pagefaults.deraadt1-8/+8
2020-08-19Push KERNEL_LOCK/UNLOCK() dance inside trapsignal().mpi2-6/+2
2020-08-10Do not block IPIs when acquiring the rendezvous mutex. Otherwise thevisa1-7/+5
2020-07-22Use CPU_IS_PRIMARY macro in cpuattach() on mips64.fcambus1-2/+2
2020-07-18Userland timecounter implementation for octeonvisa2-1/+25
2020-07-15Use CPU_IS_PRIMARY macro on alpha and mips64.fcambus1-2/+2
2020-07-11Synchronize each core's CP0 cycle counter using the IO clock counter.visa3-7/+8
2020-07-08do not need these versions of timetc.hderaadt1-23/+0
2020-07-06Add support for timeconting in userland.pirofti2-2/+27
2020-06-30Remove obsolete <machine/stdarg.h> header. Nowadays the varargvisa1-247/+0
2020-06-30Retire unused <mips64/dev/clockvar.h> interface.visa3-129/+2
2020-06-05cpu_rnd_messybits() for mips64visa1-1/+13
2020-05-31introduce "cpu_rnd_messybits" for use instead of nanotime in dev/rnd.c.dlg1-1/+3
2020-05-29dev/rndvar.h no longer has statistical interfaces (removed during variousderaadt1-2/+1
2020-05-27Retire <machine/varargs.h>.visa1-50/+0
2020-05-23Use a distinct trap code with retguard on mips64.visa1-1/+9
2020-05-16Make inittodr() and resettodr() MI.kettenis1-91/+1
2020-05-16Use todr_gettime() in cp0_calibrate() on mips64.visa1-11/+13
2020-05-11Initialize the timeval passed to todr_gettime() with the base time fromkettenis1-10/+5
2020-05-09Use the same inittodr()/resettodr() implementation as onkettenis1-135/+158
2020-04-18Sync existing stacktrace_save() implementationsvisa1-4/+8
2020-01-20Separate the stack trace saving interface from ddb. The saving does notvisa1-3/+4
2020-01-02Use newabi register names in disassembly.visa1-3/+3
2019-12-20Convert various boolean_t/TRUE/FALSE to int/1/0 in mips64 memory code.visa3-7/+7
2019-12-20Convert boolean_t/TRUE/FALSE to int/1/0 in mips64 pmap.visa1-46/+46
2019-11-20Ensure that the kernel stack is properly aligned on mips64. This fixesvisa1-2/+2
2019-11-07Convert db_addr_t -> vaddr_t but leave the typedef for now.mpi3-15/+14
2019-11-07Substitute boolean_t/TRUE/FALSE by int/1/0.mpi3-13/+13
2019-10-28Fix atomic_sub_long_nv() on mips64. The negation should usevisa1-2/+2
2019-09-06Do not stop prologue scan at branch instructions. This lets stack tracevisa1-3/+2
2019-09-06Stop stack trace saving if the current subroutine is u_general or u_intrvisa1-3/+4
2019-09-06If uvm_map_inentry returns false then a signal has been delivered, andderaadt1-3/+3
2019-09-05Implement splassert() on mips64.visa1-1/+15
2019-09-05Adjust interrupt priority levels on mips64 so that prioritiesvisa2-6/+3
2019-09-02cpu number is unsigned (does not really matter)deraadt1-2/+2