summaryrefslogtreecommitdiffstats
path: root/sys/dev/pci (follow)
Commit message (Expand)AuthorAgeFilesLines
* Register the PCI variant of dwiic(4) with acpi(4).kettenis2021-03-301-2/+7
* Move tx/rx descriptors into their own structs.kevlo2021-03-302-188/+509
* Since ipw(4) doesn't call into net80211_newstate() the interface link statestsp2021-03-281-1/+13
* regenjan2021-03-261-1/+5
* Add PCI ID for Intel X710 10G SFP+ NICjan2021-03-261-1/+2
* regenjan2021-03-261-1/+2
* Add missing PCI ID for Intel X710 SFP+ NICjan2021-03-261-1/+2
* Let iwn(4) simply clear frames before the firmware's BA window, insteadstsp2021-03-221-29/+17
* Make iwx(4) attach to AX201 devices with PCI ID 0x34f0.stsp2021-03-171-1/+14
* regenstsp2021-03-172-2/+7
* Add another iwx(4) PCI device ID.stsp2021-03-171-1/+2
* Make iwn(4) send block ack request frames with the firmware nodestsp2021-03-171-2/+5
* regenjan2021-03-142-2/+7
* Add ID for Intel SSD DCjan2021-03-141-1/+2
* In ipw(4), ensure that net80211 is in ASSOC state while we are expectingstsp2021-03-121-1/+7
* Use RA instead of MiRA in iwn(4).stsp2021-03-122-191/+129
* Use RA instead of MiRA in iwm(4).stsp2021-03-122-49/+66
* ansijsg2021-03-0515-250/+113
* regenjsg2021-02-272-14/+14
* sortjsg2021-02-271-5/+5
* regenjsg2021-02-272-32/+312
* add ids for Intel Xeon Scalablejsg2021-02-271-7/+63
* Read and parse OTP on the BCM4378. There are quite a few firmware andpatrick2021-02-261-1/+133
* Attach to BCM4378.patrick2021-02-261-1/+2
* Add support for BCM4378 as implemented on the Apple M1. This chip seemspatrick2021-02-262-26/+126
* touch pcidevs again to generated new rcs ids in headersjan2021-02-262-2/+2
* Increase the amount of RX buffers given to the bwfm(4) chip. We haave seenpatrick2021-02-261-4/+4
* Add missing PCI product IDs for x710 10GBase-T into ixl(4)jan2021-02-264-2/+9
* Increase the buffer size for the ioctl response buffers to the same aspatrick2021-02-262-7/+8
* Indicate hostready signal to inform the firmware that the rings have beenpatrick2021-02-262-4/+18
* Refactor bwfm(4) firmware loading. The PCIe backend will need to be ablepatrick2021-02-261-28/+5
* Fix prio2fifo mapping table.patrick2021-02-261-5/+5
* The firmware replaces the last 32-bit on RAM with a shared DRAM address.patrick2021-02-251-2/+8
* Some newer chips have two D11/802.11 cores, and we need to reset both atpatrick2021-02-251-2/+2
* Support for version 7 of the bwfm(4) PCIe interface. The size of the itemspatrick2021-02-252-5/+7
* we don't have to cast to caddr_t when calling m_copydata anymore.dlg2021-02-254-9/+9
* remove some unused includesjsg2021-02-232-657/+0
* timecounting: use C99-style initialization for all timecounter structscheloha2021-02-232-18/+18
* regenjsg2021-02-222-8/+120
* add some AMD 500 series, 17h/71h, Navi 10 and Kingston NVMe idsjsg2021-02-221-4/+28
* remove warning about amdgpu userptr ioctl being unimplementedjsg2021-02-201-1/+0
* move the rearming of the cq after the refill of the rq.dlg2021-02-151-4/+5
* regenkettenis2021-02-142-2/+12
* Add a few more devices that show up on the Apple M1 mini.kettenis2021-02-141-1/+3
* correct drm work flush behaviourjsg2021-02-142-6/+10
* Add missing break in switch statement of rge_activate().stsp2021-02-111-1/+2
* Simplify sleep_setup API to two operations in preparation for splittingmpi2021-02-082-9/+7
* Add basic support for BCM4378 as found on the Apple M1 SoCs. There's apatrick2021-01-311-1/+4
* regenpatrick2021-01-312-2/+7
* Add Broadcom BCM4378.patrick2021-01-311-1/+2
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.