summaryrefslogtreecommitdiffstats
path: root/sys/arch/mips64/include
AgeCommit message (Expand)AuthorFilesLines
2021-03-11spellingjsg1-2/+2
2020-07-18Userland timecounter implementation for octeonvisa2-1/+25
2020-07-11Synchronize each core's CP0 cycle counter using the IO clock counter.visa1-1/+2
2020-07-08do not need these versions of timetc.hderaadt1-23/+0
2020-07-06Add support for timeconting in userland.pirofti1-0/+23
2020-06-30Remove obsolete <machine/stdarg.h> header. Nowadays the varargvisa1-247/+0
2020-05-31introduce "cpu_rnd_messybits" for use instead of nanotime in dev/rnd.c.dlg1-1/+3
2020-05-27Retire <machine/varargs.h>.visa1-50/+0
2019-11-07Convert db_addr_t -> vaddr_t but leave the typedef for now.mpi1-4/+4
2019-11-07Substitute boolean_t/TRUE/FALSE by int/1/0.mpi1-2/+2
2019-10-28Fix atomic_sub_long_nv() on mips64. The negation should usevisa1-2/+2
2019-09-02in non-MP, cpu_number() the #define should be 0UL; ok visaderaadt1-2/+2
2019-08-21Fix a race in invalidation of remote TLB entries.visa1-1/+2
2019-05-05Turn need_resched() and signotify() into proper functions on mips64.visa1-12/+3
2019-04-26Guard against repeated inclusion of <mips64/pte.h>. This fixes drm buildvisa1-1/+6
2019-04-19Work around a limitation of clang integrated assembler on mips64.visa1-1/+2
2019-03-23Use the debugger mutex for `ddb_mp_mutex'. This should prevent a racevisa1-3/+1
2018-12-05Include srp.h where struct cpu_info uses srp to avoid erroring out whenjsg1-1/+2
2018-12-04Add processor IDs for several OCTEON II and III SoCs.visa1-1/+5
2018-10-22More "explicitely" -> "explicitly" in various comments.krw1-2/+2
2018-09-14Unify and bump some of the NMBCLUSTERS defines. Some archs had it set toclaudio1-2/+2
2018-04-09Add a driver for the OCTEON cryptographic unit. It providesvisa1-1/+2
2018-03-05#define _MAX_PAGE_SHIFT in MD _types.h as the maximum pagesize an archderaadt1-1/+2
2018-02-24Declare ci_ipl volatile to prevent the compiler from optimizingvisa1-2/+2
2018-01-29Drop unused field `ci_ipiih'.visa1-2/+1
2018-01-25Move common mutex implementations to a MI place.mpi1-84/+2
2018-01-12Unify <machine/mutex.h> a bit further.mpi1-2/+2
2018-01-08Move SC_* defines into <machine/setjmp.h>, and rename them,visa2-16/+7
2018-01-04Unify <machine/mutex.h> a bit further.mpi1-2/+2
2017-10-21Use MI mplock on mips64.visa2-46/+16
2017-09-05Move mutex, condvar, and thread-specific data routes, pthread_once, andguenther1-5/+1
2017-09-02Let the kernel utilize the FPU if one is available, even when thevisa1-1/+7
2017-08-27Rely on the hardware to clear hazards on octeon.visa1-1/+12
2017-08-26Use macros for Config1 bits.visa1-1/+27
2017-08-13Make R_MIPS_* defines available via <machine/reloc.h>.visa2-28/+48
2017-08-12Add a dummy (for now) <machine/reloc.h> for mips64 to fix build.visa1-0/+10
2017-07-30Define MAXCPUS per mips64 port.visa1-2/+1
2017-07-12remove CPU_LIDSUSPEND/machdep.lidsuspendnatano1-3/+3
2017-06-29kill RCSID macros; discussed with millertderaadt1-5/+1
2017-06-11Fix TLB size computation on OCTEON II and III. The CPUs have utilizedvisa2-2/+18
2017-06-08Move loongson/octeon/sgi unmap_startup() under arch/mips64.visa1-1/+3
2017-05-24Add an idle cycle implementation for R4600/R5000/RM7000 CPUs and theirvisa1-1/+4
2017-05-19Replace __cpu_cas() with atomic_cas_ulong().visa1-7/+1
2017-05-15Make atomic.h ready to be included in userland.mpi1-2/+2
2017-05-10Hook up HPET as a timecounter.visa1-1/+2
2017-04-20Get TCB address using the RDHWR instruction instead of __get_tcb().visa1-1/+20
2017-04-20Make TCB address available to userspace via the UserLocal register.visa4-6/+57
2017-04-20Hook up mutex(9) to witness(4).visa1-3/+15
2017-04-13Provide mips64 with kernel-facing TCB_{GET,SET} macros that store itguenther2-3/+6
2017-04-10Use __ASSEMBLER__ instead of __LANGUAGE_ASSEMBLY.visa1-4/+4
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.