summaryrefslogtreecommitdiffstats
path: root/sys/arch/mips64/include (follow)
Commit message (Expand)AuthorAgeFilesLines
* spellingjsg2021-03-111-2/+2
* Userland timecounter implementation for octeonvisa2020-07-182-1/+25
* Synchronize each core's CP0 cycle counter using the IO clock counter.visa2020-07-111-1/+2
* do not need these versions of timetc.hderaadt2020-07-081-23/+0
* Add support for timeconting in userland.pirofti2020-07-061-0/+23
* Remove obsolete <machine/stdarg.h> header. Nowadays the varargvisa2020-06-301-247/+0
* introduce "cpu_rnd_messybits" for use instead of nanotime in dev/rnd.c.dlg2020-05-311-1/+3
* Retire <machine/varargs.h>.visa2020-05-271-50/+0
* Convert db_addr_t -> vaddr_t but leave the typedef for now.mpi2019-11-071-4/+4
* Substitute boolean_t/TRUE/FALSE by int/1/0.mpi2019-11-071-2/+2
* Fix atomic_sub_long_nv() on mips64. The negation should usevisa2019-10-281-2/+2
* in non-MP, cpu_number() the #define should be 0UL; ok visaderaadt2019-09-021-2/+2
* Fix a race in invalidation of remote TLB entries.visa2019-08-211-1/+2
* Turn need_resched() and signotify() into proper functions on mips64.visa2019-05-051-12/+3
* Guard against repeated inclusion of <mips64/pte.h>. This fixes drm buildvisa2019-04-261-1/+6
* Work around a limitation of clang integrated assembler on mips64.visa2019-04-191-1/+2
* Use the debugger mutex for `ddb_mp_mutex'. This should prevent a racevisa2019-03-231-3/+1
* Include srp.h where struct cpu_info uses srp to avoid erroring out whenjsg2018-12-051-1/+2
* Add processor IDs for several OCTEON II and III SoCs.visa2018-12-041-1/+5
* More "explicitely" -> "explicitly" in various comments.krw2018-10-221-2/+2
* Unify and bump some of the NMBCLUSTERS defines. Some archs had it set toclaudio2018-09-141-2/+2
* Add a driver for the OCTEON cryptographic unit. It providesvisa2018-04-091-1/+2
* #define _MAX_PAGE_SHIFT in MD _types.h as the maximum pagesize an archderaadt2018-03-051-1/+2
* Declare ci_ipl volatile to prevent the compiler from optimizingvisa2018-02-241-2/+2
* Drop unused field `ci_ipiih'.visa2018-01-291-2/+1
* Move common mutex implementations to a MI place.mpi2018-01-251-84/+2
* Unify <machine/mutex.h> a bit further.mpi2018-01-121-2/+2
* Move SC_* defines into <machine/setjmp.h>, and rename them,visa2018-01-082-16/+7
* Unify <machine/mutex.h> a bit further.mpi2018-01-041-2/+2
* Use MI mplock on mips64.visa2017-10-212-46/+16
* Move mutex, condvar, and thread-specific data routes, pthread_once, andguenther2017-09-051-5/+1
* Let the kernel utilize the FPU if one is available, even when thevisa2017-09-021-1/+7
* Rely on the hardware to clear hazards on octeon.visa2017-08-271-1/+12
* Use macros for Config1 bits.visa2017-08-261-1/+27
* Make R_MIPS_* defines available via <machine/reloc.h>.visa2017-08-132-28/+48
* Add a dummy (for now) <machine/reloc.h> for mips64 to fix build.visa2017-08-121-0/+10
* Define MAXCPUS per mips64 port.visa2017-07-301-2/+1
* remove CPU_LIDSUSPEND/machdep.lidsuspendnatano2017-07-121-3/+3
* kill RCSID macros; discussed with millertderaadt2017-06-291-5/+1
* Fix TLB size computation on OCTEON II and III. The CPUs have utilizedvisa2017-06-112-2/+18
* Move loongson/octeon/sgi unmap_startup() under arch/mips64.visa2017-06-081-1/+3
* Add an idle cycle implementation for R4600/R5000/RM7000 CPUs and theirvisa2017-05-241-1/+4
* Replace __cpu_cas() with atomic_cas_ulong().visa2017-05-191-7/+1
* Make atomic.h ready to be included in userland.mpi2017-05-151-2/+2
* Hook up HPET as a timecounter.visa2017-05-101-1/+2
* Get TCB address using the RDHWR instruction instead of __get_tcb().visa2017-04-201-1/+20
* Make TCB address available to userspace via the UserLocal register.visa2017-04-204-6/+57
* Hook up mutex(9) to witness(4).visa2017-04-201-3/+15
* Provide mips64 with kernel-facing TCB_{GET,SET} macros that store itguenther2017-04-132-3/+6
* Use __ASSEMBLER__ instead of __LANGUAGE_ASSEMBLY.visa2017-04-101-4/+4
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.