aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/i915_reg.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-11-18drm/i915/display: Fix TRANS_DDI_MST_TRANSPORT_SELECT definitionJosé Roberto de Souza1-1/+1
2019-11-14Backmerge i915 security patches from commit 'ea0b163b13ff' into drm-nextDave Airlie1-0/+8
2019-11-14drm/i915/gen8+: Add RC6 CTX corruption WAImre Deak1-0/+2
2019-11-05drm/i915/gen8+: Add RC6 CTX corruption WAImre Deak1-0/+2
2019-11-05drm/i915: Lower RM timeout to avoid DSI hard hangsUma Shankar1-0/+4
2019-11-05drm/i915: Add gen9 BCS cmdparsingJon Bloomfield1-0/+4
2019-10-30drm/i915/tgl: Add gam instdoneMika Kuoppala1-0/+1
2019-10-30drm/i915/tgl: Add SFC instdone to error stateMika Kuoppala1-0/+3
2019-10-29drm/i915/tgl: add support to one DP-MST streamLucas De Marchi1-0/+3
2019-10-29drm/i915/display/cnl+: Handle fused off DSCJosé Roberto de Souza1-0/+1
2019-10-29drm/i915/display/icl+: Check if DMC is fused offJosé Roberto de Souza1-0/+1
2019-10-29drm/i915/display: Check if FBC is fused offJosé Roberto de Souza1-0/+1
2019-10-29drm/i915/display: Handle fused off HDCPJosé Roberto de Souza1-0/+1
2019-10-29drm/i915: Add two spaces before the SKL_DFSM registersJosé Roberto de Souza1-9/+9
2019-10-29drm/i915: Drop unused AUX register offsetsMatt Roper1-36/+0
2019-10-29drm/i915/tgl: Add perf support on TGLLionel Landwerlin1-0/+103
2019-10-28drm/i915/tgl: Handle AUX interrupts for TC portsMatt Roper1-0/+6
2019-10-28drm/i915: Add CHICKEN_TRANS_DVille Syrjälä1-1/+3
2019-10-28drm/i915: Use _PICK() for CHICKEN_TRANS()Ville Syrjälä1-4/+9
2019-10-25drm/i915/tc: Clear DKL_TX_PMD_LANE_SUS before program voltage swingJosé Roberto de Souza1-0/+6
2019-10-25drm/i915: capture aux page table error registerLionel Landwerlin1-0/+2
2019-10-24drm/i915: Catch GTT fault errors for gen11+ planesMatt Roper1-0/+8
2019-10-24drm/i915: Remove nonpriv flags when srm/lrmMika Kuoppala1-0/+1
2019-10-15drm/i915/tgl: Wa_1607030317, Wa_1607186500, Wa_1607297627Mika Kuoppala1-0/+1
2019-10-15drm/i915/tgl: Wa_1607138336Mika Kuoppala1-0/+2
2019-10-15drm/i915/tgl: Wa_1409420604Mika Kuoppala1-0/+3
2019-10-15drm/i915/tgl: Keep FF dop clock enabled for A0Mika Kuoppala1-0/+1
2019-10-15drm/i915/icl: Wa_1607087056Mika Kuoppala1-0/+2
2019-10-15drm/i915: Switch to using DP_MSA_MISC_* definesVille Syrjälä1-12/+1
2019-10-15drm/i915: Add new GMP register size for GEN11Gwan-gyeong Mun1-0/+1
2019-10-12drm/i915/perf: implement active wait for noa configurationsLionel Landwerlin1-1/+3
2019-10-10drm/i915/tgl: Read SAGV block time from PCODEJames Ausmus1-0/+1
2019-10-08drm/i915/tgl: Add DC3CO counter in i915_dmc_infoAnshuman Gupta1-0/+2
2019-10-08drm/i915/tgl: Add DC3CO required register and bitsAnshuman Gupta1-0/+8
2019-10-04drm/i915: Implement a better i945gm vblank irq vs. C-states workaroundVille Syrjälä1-0/+1
2019-10-04drm/i915: Fix audio power up sequence for gen10+ displayKai Vehmanen1-0/+2
2019-10-02drm/i915/mg: Use tc_port instead of port parameter to MG registersJosé Roberto de Souza1-50/+50
2019-09-27drm/i915/tgl: Add dkl phy programming sequencesClinton A Taylor1-8/+0
2019-09-27drm/i915/tc: Update DP_MODE programmingClinton A Taylor1-0/+5
2019-09-26drm/i915: Add definitions for MI_MATH commandMichał Winiarski1-0/+4
2019-09-25Revert "drm/i915/color: Extract icl_read_luts()"Swati Sharma1-6/+0
2019-09-24drm/i915: Add Pipe D cursor ctrl register for Gen12Ankit Nautiyal1-0/+1
2019-09-23drm/i915/tgl: Add dkl phy registersVandita Kulkarni1-0/+162
2019-09-23drm/i915/tgl: Finish modular FIA support on registersJosé Roberto de Souza1-14/+14
2019-09-23drm/i915: save AUD_FREQ_CNTRL state at audio domain suspendKai Vehmanen1-0/+2
2019-09-23drm/i915/dsb: function to trigger workload execution of DSB.Animesh Manna1-0/+2
2019-09-23drm/i915/dsb: functions to enable/disable DSB engine.Animesh Manna1-0/+1
2019-09-23drm/i915/dsb: Check DSB engine status.Animesh Manna1-0/+7
2019-09-23drm/i915/color: Extract icl_read_luts()Swati Sharma1-0/+6
2019-09-21drm/i915/tgl: s/ss/eu fuse reading supportDaniele Ceraolo Spurio1-0/+2
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.